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ABSTRACT

A high performance single stage Power Factor Correction
(PFC) converter with tight output voltage regulation and a
very simple circuit to carry out those functions, which means
its cost is lower than its counterparts. Two basic fiyback
circuits include a simple control circuit. For the hard switching circuit, only one switch is used to achieve low cost; for
the soft switching scheme, one auxiliary switch is added to
get higher efficiency and smaller size. There are two power
flow paths, resulting in part power processed by an active
switch only once to reduce the current stress and improve the
efficiency. A direct current (DC) bus voltage will be limited
to the peak value of input voltage. The maximum DC bus
voltage will be less than 400 and a single commercial
capacitor can be used for universal voltage stress under light
load condition.
10 Claims, 6 Drawing Sheets
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(c) With active clamp circuit
Fig. I. Proposed Bi..fJyback PFC converter
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Power Factor Correction applications; U.S. Pat. No. 6,031,
747 to Ilic, et al, has no transformer, does not work as a
Power Factor Correction cell and is not for Power Factor
Correction applications; U.S. Pat. No. 6,115,267 to Herbert
This invention relates to alternating current ( ac)/direct
current (de) converter power supplies and more particularly 5 wherein the transformer does not work in the Flyback mode
and is and without an intermediate DC bus capacitor; U.S.
to those which employ a Power Factor Correction (PFC)
Pat. No. 6,272,027 Bl to Fraidlin, et al has only one
topology which integrates two flyback topologies enabling a
transformer and no intermediate DC bus capacitor; U.S. Pat.
simple control circuit and claims the benefit of priority to
No. 6,281,666 Bl to Tressler, et al which is not for Power
U.S. Provisional Application Ser. No. 60/363,145 filed Mar.
10 Factor Correction applications and has no intermediate DC
8, 2002.
bus capacitor; and, U.S. Pat. No. 6,282,109 Bl to Fraidlin,
BACKGROUND AND PRIOR ART
et al has no isolation, no Flyback transformer nor an
intermediate DC bus capacitor.
A PFC converter is necessary for many electronic equipThus, the need exists for a lower cost, lower bus voltage
ments to meet harmonic regulations and standards. For low
15 DC/DC conversion cell that can operate in Continuous
power applications, single stage PFC converter is a better
Conduction Mode (CCM).
choice considering cost and performance.
Typical single-stage PFC topologies with tight output
SUMMARY OF THE INVENTION
voltage regulation were proposed in the paper by Redl, R.;
It is a primary objective of the present invention to
Balogh, L.; Sokal, N. 0., "A New Family of Single-Stage 20
develop a power factor correction topology which limits the
Isolated Power-Factor Correctors with Fast Regulation of
intermediate bus voltage to less than 400 volts for universal
the Output Voltage", PESC '94, P1137-1144, vol. 2, June
voltage applications.
1994. In those topologies, a PFC cell is integrated with a
Another object of this invention is to provide a PFC
Direct Current/Direct Current (DC/DC) conversion cell, and
topology
which provides two discharge paths for the choke
both cells share active switches and controller, but suffer 25
inductor whereby the intermediate bus voltage has reduced
from high intermediate bus voltage and high current
influence on the input current waveform.
stresses.
A further object of this invention is to provide a low cost
Some methods to reduce the intermediate bus voltage
low power AC/DC converter power supply.
were discussed in the paper by Qiao, Chongming' Smedley,
A preferred embodiment of the integrates two flyback
K. M., "A Topology Survey of Single-Stage Power Factor 30
topologies to enable switching with only a single switch
Corrector with a Boost Type Input-Current-Shaper" APEC
while also requiring only a single capacitor for all universal
2000, P460-467, Vol. 1, March 2000. Unfortunately, those
voltage applications under 400 volts.
methods brings high distortion to the line current waveform,
Further objects and advantages of this invention will be
resulting in reduced power factor.
35
apparent
from the following detailed description of presently
One approach to limit intermediate bus voltage was
preferred embodiments which are illustrated schematically
proposed in the publication by Luo, et al., "Flyboost Power
in the accompanying drawings.
Factor Correction Cell and Its Applications in Single-Stage

LOW COST AC/DC CONVERTER WITH
POWER FACTOR CORRECTION

AC-DC Converters", PSEC, 2002. By adding a secondary
winding to the boost inductor, there was provided two
discharging paths for boost inductor: to the intermediate
storage capacitor or directly to the load. It means that some
input power is directly transferred to the load without being
processed by DC/DC conversion cell, referred as parallel
power transfer in both the publications by: Jiang, Y.; Lee, F.
C.; Hua, G.; Tang, W., "A Novel Single-Phase Power Factor
Correction Scheme", APEC '93, P287-292, March 1993;
and Garcia, O.; Cobos, J. A; Prieto, R.; Alou, P.; Uceda, J.;
"Power Factor Correction: A Survey", PESC '01, P8-13 vol.
1, June 2001.
These approaches limit the intermediate bus voltage with
little influence on input current waveform, and allow the
DC/DC conversion cell to operate in a continuous conduction mode (CCM) without high voltage punishment at light
load conditions.
Various patents have been proposed in this area but fail to
overcome all the problems of the prior art.
A search was also carried out with the following results:
U.S. Pat. No. 5,146,394 to Ishii, et al discloses the use of
only one power transformer; U.S. Pat. No. 5,796,595 to
Cross has two transformers that are not connected in series
and is not for Power Factor Correction applications; U.S.
Pat. No. 5,909,361 to Kim discloses the use of only one
power transformer; U.S. Pat. No. 5,982,638 to Tang, et al
discloses the use of only one power transformer; U.S. Pat.
No. 6,005,782 to Jain, et al. discloses the use of only one
transformer to deliver the energy to the output and is not for
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FIG. l(a) is a schematic of the basic topology of the
Bi-flyback PFC converter.
FIG. l(b) schematic of the Bi-flyback PFC converter with
a low loss snubber circuit.
FIG. l(c) is a schematic of the bi-flyback PFC converter
with an active clamp circuit.
FIG. 2 shows the operation mode in one line period.
FIG. 3(a) shows the operation waveforms resulting from
operation of the flyback mode
FIG. 3(b) shows the equivalent circuit during the ON
period in operation of the flyback mode
FIG. 3(c) shows the equivalent circuit during the OFF
period in operation of the flyback mode
FIG. 4(a) shows the operation waveforms resulting from
operation of the boost mode
FIG. 4(b) shows the equivalent circuit during the ON
period in operation of the boost mode
FIG. 4(c) shows the equivalent circuit during the OFF
period in operation of the boost mode
FIG. 5 shows the power flow over a line period.
FIG. 6 illustrates the input current and input voltage at
100 W output and llOV input.
FIG. 7 graphs the measured intermediate bus voltage
versus output power.
FIG. 8 graphs the measured power factor at a 150 W load.
FIG. 9 graphs the measured efficiency at a 150 W load.
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DESCRIPTION OF THE PREFERRED
EMBODIMENTS

4

linearly. The intermediate bus voltage V cs is applied to
primary winding of transformer T2 220, causing its current
i2 to linearly increase also. Since PFC cell operates in DCM,
Before explaining the disclosed embodiments of the
i1 starts increasing from zero.
present invention in detail, it is to be understood that the 5 Interval 2 (tct 2): S 200 is turned off at t1 . Tl 120 discharges
invention is not limited in its application to the details of the
through its secondary winding and deliveries stored magparticular arrangements shown since the invention is capable
netizing energy to the load 280. The current (im) in Tl 120
of further embodiments. Also, the terminology used herein
secondary winding decreases linearly. T2 220 also disis for the purpose of description and not of limitation
charges its magnetizing energy to the load 280 via its
According to this invention, the above objects can be 10 secondary winding. The voltage across transformer Tl 120
primary winding is n 1 V 0 , while the voltage across T2 220
achieved by a single stage Bi-flyback Power Factor Correcprimary winding is n2V 0 • So the voltage across switch S 200,
tion (PFC) topology. The advantages and features of the
V Ds, is equal to V cs+n 2 V 0 , which is higher
present invention will be apparent upon consideration of the
than IV;n(t)l+n 1 V 0 • The input rectifier bridge 140 is blocked.
following description.
15 Interval 3 (t2-t3 ): At t 2, all magnetizing energy in Tl 120 is
The Bi-flyback topology consists of two flyback circuits,
transferred to the load 280. Current iD 1 reaches zero and
as shown in FIG. l(a). The first PFC flyback circuit is
diode D 1 160 keeps it at zero. The current in T2 220
composed of transformer Tl 120, rectifier input bridge 140,
secondary winding, iD 2, continues to decrease until the
diode D 1 160, output filter capacitor C 0 180 and Power
switch 200 is turned on at t3 . Then a new switching cycle
Metal Oxide Silicon Field Effect Transistor (MOSFET)
20 begins. Switching period Ts is equal to t 3 -t0 .
Switch (S) 200. The second Direct Current/Direct Current
B. Boost Mode
(DC/DC) flyback circuit includes transformer T2 220, interWhen
the
line
voltage
goes
higher,
mediate bus capacitor Cs 240, diode D 2 260, output filter
IV;n(t)I> V cs+n 2V 0 -n 1 V 0 , the voltage in transformer Tl 120
capacitor C 0 180 and the same Power MOSFET Switch (S)
primary winding during S 200 OFF period is VDs-IV;n(t)I,
200. The PFC cell operates under the Discontinuous Con25 i.e. Vcs+n 2V 0 -IV;n(t)I, which will be less than n1 V 0 • It
duction Mode (DCM) and the DC/DC conversion cell
means that diode D 1 160 in Tl 120 secondary winding
operates under a Conduction Mode of the class of the
discharge path will not conduct. Tl 120 works like a boost
Continuous Conduction Mode (CCM) and DCM during the
inductor and discharges its magnetizing energy only through
entire line period.
its primary winding. At this mode will operate as BIFRED
The above referenced second DC/DC flyback circuit 30 topology. Tl 120 transfers some input power to intermediate
operates similar to a DC/DC flyback circuit. For the first
storage capacitor Cs 240 and some input power to the load
PFC flyback circuit, there are two discharging paths for
280 through T2 220. Meanwhile, T2 220 will also transfer
transformer Tl 120, depending on instantaneous input voltsome power from intermediate capacitor 180 to the load 280
age and intermediate bus voltage. When input voltage is low,
in order to keep tight output voltage regulation. The equivaTl 120 will discharge its magnetizing energy to the load 280 35 lent circuits and operational waveforms are shown in FIG. 4.
via diode D 1 160 during S 200 OFF period, like the typical
Interval 1 (t0 -t1 ): S 200 is turned on at t 0 , resulting in
flyback transformer. When input voltage is high, Tl 120
rectified line voltage IV;n(t)I applied to Tl 120. The current
operates like a boost inductor and discharges its magnetizing
in Tl 120 primary winding, i 1 in FIG. 4, increases linearly.
energy to intermediate bus capacitor 240 through T2's 220
And the voltage across the intermediate bus capacitor 180,
primary winding.
40 V cs, is applied to T2 220 primary winding, which causes the
current i 2 in FIG. 4 to linearly increase also.
When Tl 120 operates like flyback transformer, it is
Interval 2 (tct2): Switch S 200 is turned off at t1 . Tl 120
referred to as the flyback mode, and as the boost mode when
current i 1 will decrease linearly and discharge its magnetizTl 120 works as boost inductor. So there are two operational
ing energy through DC/DC transformer T2 220 primary
modes for this topology. The operational modes over one
45 winding and intermediate capacitor 240. So T2 220 primary
line cycle are shown in FIG. 2.
winding current i2 is equal to Tl 120 current i1 , which will
In FIG. l(b), one low loss snubber circuit, comprised of
be reflected to T2 220 secondary winding. The current (iD2)
diode 222 and diode 224, capacitor 228, and inductor 226,
in T2 220 secondary winding consists of magnetizing curis added to basic Bi-flyback topology to absorb the voltage
rent of T2 220 and reflected current of Tl 120 current i1 . And
spike across the main switch S when it is turned off. In FIG.
50 T2 220 magnetizing current will decrease linearly since
l(c), one active clamp ciruit, comprised of capacitor 232 and
output voltage is applied to T2 220 secondary winding. The
MOSFET switch s 234, is used to carry out snubber function
voltage across T2 220 primary winding is n2V 0 • So the
and zero voltage switching for the main switch.
voltage across S, VDs, is equal to V cs+n 2V 0 • The voltage
A Flyback Mode
across transformer Tl 120 primary winding is
When rectified line voltage IV;n(t)I is less than 55 V cs+Il2 Vo-IV;n(t)I.
Vcs+n2V 0 -n 1 V 0 (n 1 : the turn ratio ofTl 120, n 2: the turn
Interval 3 (t 2-t3 ): At t2, i1 reaches zero and the input rectifier
ratio of T2 220), Transformer Tl 120 works like a flyback
bridge 140 prevents it from going negative. And iD 2, which
transformer, and the topology operates like two independent
only consists of magnetizing current of T2 220 in this
flyback converters. All input power during this mode is
interval, continues to decrease until the switch is turned on
directly transferred to the load 280 through Tl 120. 60 at t 3 . At t=t3 =t 0 +Ts, the switching cycle repeats.
Meanwhile, the DC/DC flyback cell will deliver some power
C. Features
from intermediate capacitor 240 to load 280, in order to keep
By adding another discharging path to PFC inductor, the
tight output voltage regulation. The equivalent circuits and
following benefits occur:
operational waveforms are shown in FIG. 3.
a) The maximum intermediate bus voltage is limited.
Interval 1 (t0 -t 1 ): Switch S 200 is turned on at t 0 . The 65
Only at boost mode when input voltage is higher than
V cs+n 2V 0 -n1 V 0 , intermediate bus capacitor Cs 180 is
rectified line voltage IV;n( t)I is applied to primary winding of
Tl 120. The current in Tl 120, i 1 in FIG. 3, increases
charged by input power. The higher the intermediate
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bus voltage, the less charging power. So the maximum
intermediate bus voltage will be limited to
V;n,peak +n 1 V 0 -n2 V 0 • Carefully selecting transformer
turn ratio n 1 and n 2 , the maximum intermediate bus
voltage can be set to a little higher than the peak value 5
of input voltage to achieve low voltage stresses and
high power factor. For universal voltage
(85-265VAc,RMs) applications, the maximum intermediate bus voltage can be controlled to less than 400
VDC, allowing single commercial 450 VDC capacitor 10
to be used in this topology. Since the maximum intermediate bus voltage is limited, DC/DC conversion cell
can operate in CCM for low current stresses, without
problem of high voltage at light load existing in the
15
conventional single-stage PFC converters.
b) A portion of the load power is processed by the main
switch only once. In the fiyback mode, all input power
is directly transferred to load by Tl 120. In the boost
mode, some input power is directly transferred to the
load by T2 220, and some input power is stored in 20
intermediate bus capacitor 240 and then delivered to
the load 280 by the DC/DC cell. So the total power
processed by active switch 200 is less than that in
conventional single-stage PFC converter.
In FIG. 5, the power flows of Bi-fiyback topology are 25
illustrated. There are two directly transferred power portions. When instantaneous input voltage is low and
Bi-fiyback operate under fiyback mode, all input power is
transferred to output directly by Tl 120. So Pll will be equal
to input power. When the circuit enters boost mode, some 30
input power is transferred to output by Tl 120. The sum of
the power provided by Tl 120 and T2 220 should be equal
to output power, so the power provided by T2 220 will be
equal to the difference between output power and directly
35
transferred power.

6

FIGS. 8 and 9 gives the measured power factor and
efficiency versus input voltage at 150 W load. Measured
power factor is approximately 0.974 with approximately
83.2% efficiency at approximately 110V input and approximately 150 W load.
It would be useful to now list the key features of the
invention which include:
1. Reduced cost and improved reliability due to least
components;
2. Reduced current stress. It can be shown from iLl in FIG.
3(a), the existence of interval M 3 can effectively reduce
the peak current value of main switch when transferring
the same average output current. Therefore, the main
switch can be turned off under reduced current stress;
3. Reduced voltage stress. Since storage capacitor is
charged under the governing equation:
V cs<Y;n(t)+n 1 V 0 -n 2 V 0 , therefore, using a fiyback
transformer to replace the traditional input inductor
brings about inherent DC Bus voltage clamping capability. Properly selected n 1 and n2 can guarantee the DC
bus voltage well above the peak value of the input
voltage, as a consequence, the commercial available
450VDC capacitor can be used, and moreover, approximately 600V components can be used in power stage
for universal input applications;
4. Direct energy transfer. In discharge mode, the input
current is directly delivered to the output through the
input fiyback transformer T 1 . In charge mode, partial
power is further directly transferred to the output
through T 1 and T2 without storing in C 5 first;
5. Higher efficiency. More than half energy transferred to
the load without processed twice undoubtedly can
increase the overall efficiency. For the currently existed
cascade two-stage or single stage approaches, basically,
the power is processed serially by PFC cell and DC/DC
cell, the overall efficiency is given by the product of
two stage efficiencies, i.e., 11=11 1 11 2 , where 11 1 and 11 2
Experimental Results
are the efficiencies of two stages respectively. In the
One prototype based on the topology shown in FIG. l(c)
proposed topology, supposing k is the ratio at which
has been built and tested to verify its operation principle.
power is transferred to the output just through PFC
The main specifications were:
40
stage. Then, the efficiency of the proposed structure can
Input: approximately SS-approximately 265V AC'RMS
be expressed as 11=k11 1 +(l-k)11 1 11 2 >l] 1 l] 2 . Obviously
Output: approximately 28 VDC @ approximately 150 W
the overall efficiency can be improved by minimizing
Switching frequency: approximately 200 kHz
the power process times. In addition, reduced current
stress also brings about higher efficiency due to reduced
Tl 120: primary inductance L 1 =30 µH, turn ratio n1=4 45
turn off losses;
T2 220: primary inductance L 2 =approximately 375 µH,
6. Low turn off spikes. The snubber capacitor C1 can
turn ratio n2=approximately 3.8
effectively suppress the turn off spikes of the main
Rectifier Input Bridge 140: line voltage rectifier rated at
switch,
and in each switching cycle, its stored energy
approximately 600 V. D 1 160: approximately 200V/10
can also be released to the output through the coupling
50
Amps fast recovery diode
winding at the moment of main switch being turn on;
D 2 260: approximately 200V/10 Amps fast recovery
and,
diode
7. High power application. Two fiyback transformers
Power MOSFET s 200: approximately 600V/10 Amps
configuration has the potential to increase the power
MOSFET
55
conversion rating and also release the thermal design
Intermediate capacitor cs 240: approximately 450V/
difficulties due to distributed heat dissipation.
approximately 150 µF Aluminum capacitor
While the invention has been described, disclosed, illusOutput capacitor c 0 180: approximately 450V I
trated and shown in various terms of certain embodiments or
approximately 1000 µF Aluminum capacitor
modifications which it has presumed in practice, the scope
60 of the invention is not intended to be, nor should it be
Load 280: approximately 150w DC load.
FIG. 6 shows experimental waveforms of input current
deemed to be, limited thereby and such other modifications
and voltage at 100 W output and 110V AC.RMS input.
or embodiments as may be suggested by the teachings herein
FIG. 7 shows the variation of intermediate bus voltage
are particularly reserved especially as they fall within the
versus output power at different input voltage conditions.
breadth and scope of the claims here appended.
The maximum voltage across intermediate capacitor is about 65
We claim:
approximately 390VDC for universal input voltage and al]
1. A single stage bi-fiyback Power Factor Correction
(PFC) converter power supply comprising the combination:
load condition.
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(a) a PFC cell containing a first fiyback integrated circuit
which operates in the Discontinuous Conduction Mode
(DCM); and,
(b) a Direct Current/Direct Current (DC/DC) conversion
cell containing a second fiyback integrated circuit
which operates in the Conduction Mode of the class
consisting of the Continuous Conduction Mode(CCM)
and Discontinuous Conduction Mode(DCM);
(c) a single capacitor and a single switch, wherein power
factor correction(PFC) and high efficiency occurs with
the first fiyback integrated circuit and the second fiyback integrated circuit through the single capacitor and
the single switch; and
(d) a continuous direct current(DC) voltage of less than
approximately 400 volts, wherein one of the first and
the second fiyback integrated circuits is continuously
operated without interruption in the discontinuous conduction mode(DCM) to achieve the high power factor
correction(PFC) when operating the first fiyback integrated circuit and the second fiyback integrated circuit
with the single switch and the single capacitor.
2. The PFC converter power supply of claim 1 further
comprising: a low loss snubber circuit to absorb the voltage
spike by transformer leakage inductance, and to suppress
turn off spikes of the single switch for achieving the power
factor correction(PFC).
3. The PFC converter power supply of claim 2 further
comprising: an active clamp circuit to carry out softswitching and snubber function during the power factor
correction(PFC).
4. The PFC converter power supply of claim 1 wherein
said first fiyback circuit includes: a first transformer, a
rectifier, an input bridge, diode, output filter capacitor and a
power switch which is a Metal Oxide Silicon Field Effect
Transistor(MOSFET).
5. The PFC converter power supply of claim 1 wherein
said second fiyback circuit includes: a second transformer,
an intermediate bus capacitor, a second diode, an output
filter capacitor and a power switch which is a MOSFET.
6. The PFC converter power supply of claim 1 wherein
said first fiyback circuit operates as an existing fiyback
circuit when the input voltage is less than a pre-defined
amount.

7. The PFC converter power supply of claim 1 wherein
said first fiyback circuit operates as a boost circuit when the
input voltage exceeds a pre-defined amount.
8. A method providing a power supply comprising the
steps of:
(a) operating a PFC(power factor correction) cell containing a first fiyback integrated circuit in a discontinuous
conduction mode(DCM); and,
(b) operating a direct current/direct current(DC/DC) conversion cell containing a second fiyback integrated
circuit in a conduction mode of a class consisting of a
continuous conduction mode(CCM) and a discontinuous conduction mode (DCM);
(c) providing a single switch and a single capacitor,
whereby said single switch and the single capacitor
provides a high power factor and high efficiency in the
first fiyback integrated circuit and the second fiyback
integrated circuit;
( d) operating one of the first and the second fiyback
correction circuits continuously without interruption in
the discontinuous conduction mode (DCM) to achieve
high power factor correction(PFC); and
( e) providing a continuous DC voltage of less than
approximately 400 volts to achieve the high power
factor correction(PFC) when the first fiyback integrated
circuit and the second fiyback integrated circuit are
being operated.
9. The method of claim 8 includes the step of:
operating in combination a low loss snubber circuit to
offset transformer leakage inductance; and
suppressing turn off spikes from the single switch for the
power factor correction(PFC) with the low loss snubber
circuit.
10. The method of claim 8 includes the step of: providing
an active clamp circuit to the supply whereby zero voltage
switching is realized during the power factor correction
(PFC).
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